Static timing analysis for nanometer designs a practical approach ...
未知
一种具有温度补偿 高电源抑制比的带隙基准源 何捷
DjVu Document
Gustavo
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
《自动控制原理》[卢京潮 编著]
Sweetspot
Tradeoffs and Optimization in Analog CMOS Design
David M. Binkley
Fundamentals of Layout Design for Electronic Circuits
Jens Lienig Juergen Scheible
Session 18: Biomedical Devices, Circuits, and Systems
Session 4
PoleZero.dvi
Calibre® DESIGNrev Layout Viewer User's Manual
Siemens Industry Software
电路原理 （第7版）
Modelithics Optimized LNA Design April MWJ 2021
Cadence SKILL Lan guage Reference
Inc. Cadence Design Sys tems
模拟电子技术基础 第5版
清华大学电子学教研组编；童诗白，华成英原主编；华成英，[..]
芯片I／O缓冲及ESD电路设计
Topics in Multiple-Loop Regulators and Current-Mode Programming
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.
Avalon Tri-state Conduit Components User Guide
Altera Corporation
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation