Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
Bandgap & LDO-李福乐
Administrator
高频高速电子系统中的信号完整性研究
未知
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学) (z-lib.org)
一种LDO使能控制端失效的分析方法
CRYSTAL OSCILLATOR WITH PEAK DETECTOR AMPLITUDE CONTROL
Phase Locked Loops for Wireless Communications
频率补偿研究心得
番茄花园
te.2005.杨氏零点再发现
man.book
merickso
The advanced part of A treatise on the dynamics of a system ...
Routh, Edward John, 1831-1907.
asicon.2009.53514[..] Power Supply Rejection
ESD Analog Circuits and Design
MT-001: Taking the Mystery out of the Infamous Formula,'SNR ...
Walt Kester
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation
Low power and low voltage chopper amplifier without LPF
2-Stage OTA Design
模拟CMOS集成电路 第二版 拉扎维 by 拉扎维 (z-lib.org)
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.