基于延迟锁相环的时钟发生器设计
未知
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学) (z-lib.org)
Continuous-Time Delta-Sigma Modulators for High-Speed AD Conversion ...
4<8=8AB@0B>@
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
低功率、高分辨率的A-D转换器@2018
作者
通信系统中的多采样率信号处理
PLL 设计仿真及应用
Roland E. Best
数字信号处理及其matlab实现
Lee
基于斩波技术的CMOS运算放大器失[..]
PLL WITH LOW SPURS
一种基于广义时间和传递常数的快速分析法 郑立博
CNKI
Spectre Circuit Simulator RF Analysis Theory
Inc. Cadence Design Sys tems
FSM
Artificial Intelligence A Modern Approach (4th Edition)
Advanced Techniques in RF Power Amplifier Design (Ripped by ...
High Speed Data Converters
Ahmed M.A. Ali
Custom WaveView� User Guide
Inc. Synopsys
Analog Design Essentials
sansen
Avalon Verification IP Suite User Guide
Altera Corporation