Algorithms for VLSI Physical Design Automation, 3E
Naveed Sherwani
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
无电容型LDO的研究现状与进展
未知
低功率、高分辨率的A-D转换器@2018
作者
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
PCI Express Base 4.0
Diva Reference
Inc. Cadence Design Sys tems
数字通信同步技术的MATLAB与F[..] Altera Verilog版 [杜勇 编著] 2015年版
Session 20
CMOS模拟集成电路设计与仿真实例[..] ADE
《Linux从初学到精通》.(张勤[..]
CMOS低压差线性稳压器 [王忆，何乐年 著] 2012年
CN101140511B-硅谷数模[..] carry binary adder
Parallel Sparse Direct Solver for Integrated Circuit Simulation ...
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
纳米级CMOS逐次逼近A D转换器设计研究与实现
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
模拟CMOS集成电路设计
Behzad.Razavi（第2版 ）（中文 ）hd R2A修复版本2023-11-08
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...