Constraining Designs for Synthesis and Timing Analysis A Practical ...
未知
CN105824349A-上海巨微[..] bandgap
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS
Truly Nonlinear Oscillations: Harmonic Balance, Parameter Expansions, ...
Ronald E. Mickens
ESD设计与综合
作者
Power Management Techniques for Integrated Circuit Design
Ke-Horng Chen
一种高精密CMOS带隙基准源 王彦
自适应滤波器原理
（美）赫金 & 郑宝玉等译
王华老师射频功放教材
CMOS带隙电压基准的误差及其改进 陈浩琼
控制之美（卷1）——控制理论从传递[..]
王天威
Cadence高速电路板设计
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...
Session 1: Plenary Session — Invited Papers
一种基于LDO稳压器的带隙基准电压源设计
Nios II Processor Reference Guide
Intel Corporation
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...