VerilogA系统设计与仿真（可[..]
未知
Verilog HDL Design Examples
Joseph Cavanagh
2005 Book ClockGeneratorsFo[..]
模拟集成电路分析与设计（第二版）
模拟电路版图的艺术
ALAN HASTINGS著
Finite element analysis with error estimators an introduction ...
模拟CMOS电路设计折中与优化
模拟CMOS集成电路 第二版 拉扎维 (拉扎维)
一种应用于LDO的高性能过温保护电路设计
HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏
Jish
Convert to PDF
MySher
Synthesis and Optimization of Digital Circuits (Giovanni De ...
PrimeSim� EMIR Reference Manual
Inc. Synopsys
Session 34: Emerging Imaging Solutions
Spectre FX Circuit Simu lator User Guide
Inc. Cadence Design Sys tems
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
二级运放设计
Zhangwen Tang
IP3 and Intermodulation Guide | Maxim Integrated
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Vivado Design Suite User Guide: Logic Simulation (UG900)
PCI Express PHY v1.0 LogiCORE IP Product Guide