理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

Systematic Design of Analog CMOS Circuits

Systematic Design of Analog CMOS Circuits

CH01

CH01

多频段匹配自动优化

多频段匹配自动优化

12bit pipeline ADC design

12bit pipeline ADC design

MATLAB信号处理

MATLAB信号处理

控制系统设计指南

控制系统设计指南

比较器失调的仿真方法

比较器失调的仿真方法

Advanced Electromagnetic Computation

Advanced Electromagnetic Computation

Dikshitulu K. Kalluri

A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current Pre-Amplifier for High Frequency Lateral MEMS Oscillators

A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...

Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi

examples

examples

Allen CMOS模拟集成电路设计解答

Allen CMOS模拟集成电路设计解答

Research and Design of Buck-Boost DC-DC Converter

Research and Design of Buck-Boost DC-DC Converter

Microsoft PowerPoint - PLLnoise_jitter0209.ppt [相容模式]

Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]

Architectures for RF Frequency Synthesizers (The Springer International Series in Engineering and Computer Science) (Cicero S. Vaucher) (Z-Library)

Architectures for RF Frequency Synthesizers (The Springer International ...

半导体物理与器件（第三版）中文版

半导体物理与器件（第三版）中文版

lnaDesign4

lnaDesign4

Raed Abd-Alhameed

方法论篇--修改稿(更新).PDF

方法论篇--修改稿(更新).PDF

LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE

LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)