理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

Microsoft PowerPoint - PLLnoise_jitter0209.ppt [相容模式]

Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]

方法论篇--修改稿(更新).PDF

方法论篇--修改稿(更新).PDF

Katsuhiko Ogata

Katsuhiko Ogata

dynstab2/ThePirateBay

CMOS模拟集成电路

CMOS模拟集成电路

微波工程

微波工程

PDFￗﾪﾻﾻￆ￷

PDFￗﾪﾻﾻￆ￷

PDFￗﾪﾻﾻￆ￷

DCDC变换器工作原理及设计

DCDC变换器工作原理及设计

lnaDesign4

lnaDesign4

Raed Abd-Alhameed

Numerical Methods in Engineering with Python (2005)

Numerical Methods in Engineering with Python (2005)

软件无线电原理与应用 [楼才义，徐建良，杨小牛编著] 2014年版

软件无线电原理与应用 [楼才义，徐建良，杨小牛编著] 2014年版

EDA与IC设计 CMOS集成电路后端设计与实战

EDA与IC设计 CMOS集成电路后端设计与实战

CMOS TRANSCONDUCTANCE AMPLIFIER WITH FLOATING OPERATING POINT

CMOS TRANSCONDUCTANCE AMPLIFIER WITH FLOATING OPERATING POINT

微波工程（第3版）

微波工程（第3版）

（美）DAVID M.POZAR著张肇仪周乐柱吴德明等译

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn

一种高精密CMOS带隙基准源王彦

一种高精密CMOS带隙基准源王彦

Linear Circuit Transfer Functions: An Introduction to Fast Analytical Techniques

Linear Circuit Transfer Functions: An Introduction to Fast Analytical ...

Christophe P. Basso

examples

examples

A 470-nA Quiescent Current and 92.7%/94.7% Efficiency DCT/PWM Control Buck Converter With Seamless Mode Selection for IoT Application

A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)