High Performance SAR-based ADC Design in Deep Sub-micron CMOS
lei sun
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society
Microsoft PowerPoint - Loop Stability Analysis_V2
vishalsaxena
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
Gabriel Alfonso Rincon-Mora
Voltage References From Diodes to Precision High-Order Bandgap ...
实时数字信号处理 实践方法与应用 原书第2版
（美）郭森楙，（美）李鲍勃，（美）田文顺著
半导体器件物理(原书第三版)中文版[..]
未知
数字信号处理及其matlab实现
Lee
信号与系统 MATLAB综合实验
AMBA总线规范_V2.0
kongsuo
《ModelSim电子系统分析及仿真》
New developments in IC voltage regulators
R.J. Widlar
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
补偿电路总结
番茄花园
二级运放设计
Zhangwen Tang
CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...
Bram De Muer & Michiel Steyaert
2004Beek
ISSCC2021-SC2
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.