适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭
CNKI
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
Session 16: Computation in Memory
未知
ADS中噪声源使用验证
XU,YUE (K-China,ex1)
CMOS带隙基准源研究与设计
dwd
模拟CMOS集成电路设计 答案(拉扎维)
CMOS Analog Circuit Design
4<8=8AB@0B>@
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
14990665645773625[..]
ELKHOLY-DISSERTAT[..]
Virtuoso Parameterized Cell Reference
Inc. Cadence Design Sys tems
低功耗的高速高精度运放设计
Session 20
模拟CMOS集成电路设计 拉扎维第1版中文
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
MATLAB数字信号处理85个实用[..]
Silicon-Germanium Heterojunction Bipolar Transistors (2002)
A bandgap reference using chopping for reduction of
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
PCI Express PHY v1.0 LogiCORE IP Product Guide