Spectre Circuit Simulator RF Analysis Library Reference
Inc. Cadence Design Sys tems
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
Shih-An Yu & Peter R. Kinget
S_Para_E.PM6
Dz@PMAN-PC2
NumericalAnalysis[..]
未知
模拟集成电路分析与设计（第二版）
FinFET Modeling for IC Simulation and Design
4<8=8AB@0B>@
12bit pipeline ADC design
PowerManagmentIC
khchen
introduction.ppt
kdjwang
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
Cadence高速电路板设计
Design Procedure for Two-Stage CMOS Transconductance Operational ...
Operation and Modeling of the MOS Transistor 3rd
93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器
高频高速电子系统中的信号完整性研究
低功耗逐次逼近寄存器模数转换器综述 丁召明 (1)
CNKI
X-Parameters
DAVID E. ROOT
CN101140511B-硅谷数模[..] carry binary adder
Embedded Peripherals IP User Guide
Intel Corporation