5.0Gbps高速串行USB3.0[..]
未知
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
Session 3: Highlighted Chip Releases: Modern Digital SoCs
a-new-semiconduct[..]
A comparative study of various current mirror configurations_ ...
Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta
Avalon® Interface Specifications
Intel Corporation
2016 Book Transformer-Based[..]
Modelithics Optimized LNA Design April MWJ 2021
CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...
Bram De Muer & Michiel Steyaert
ISSCC2021-SC4
USB 3.0中五分频电路设计
TOM
The Design of Low-Noise Bandgap References - Circuits and Systems ...
IEEE
CN105530002B-中电华大[..]
Elementary Differential Equations and Boundary Value Problems
William E. Boyce & Richard C. Diprima & Douglas B. Meade
Verilog HDL Design Examples
Joseph Cavanagh
模拟集成电路设计精粹英文版
高速模数转换器动态参数的定义和测试
一种用于LDO的低功耗带隙基准电压源
Embedded Peripherals IP User Guide