PLL频率合成器的杂散性能分析
未知
compact trimming design of a high precision reference
Session 22: Terahertz for Communication and Sensing
Middlebrook Part 1
mwidmer
BesserWM35.vp:Cor[..] 7.0
jpaiva
EDA与IC设计 CMOS集成电路后端设计与实战
刘峰编著
Abraham uta GPIO ESD
Administrator
Power supply rejection ratio in operational transconductance ...
IEEE
IP3 and Intermodulation Guide | Maxim Integrated
NumericalAnalysis[..]
CMOS模拟集成电路
王永生
微波工程
David M. Pozar
ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
Power Management Techniques for Integrated Circuit Design, Ke-Horng ...
Fundamentals of Layout Design for Electronic Circuits
Jens Lienig Juergen Scheible
Advanced Opamp Topologies (Part II)
Michael H. Perrott
用于OFDM+UWB系统中的中频滤[..]
Embedded Peripherals IP User Guide
Intel Corporation