Diva Reference
Inc. Cadence Design Sys tems
Assura Physical Verifica tion User Guide
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.
Session 5
未知
Frequency Compensation of Op-amp and its types Circuit Digest
Fundamentals of Differential Equations
R. Kent Nagle & Edward B. Saff & Arthur David Snider
Nano-scale CMOS Analog Circuits: Models and CAD Techniques for ...
Pandit, Soumya
BesserWM35.vp:Cor[..] 7.0
jpaiva
Traveling Wave Analysis of Partial Differential Equations Numerical ...
一种具有高电源抑制比的低功耗CMO[..] 汪宁
EE214B Advanced Analog Integrated Circuit Design Winter2016 ...
<4D6963726F736F66[..]
linjie
CMOS模拟集成电路版图设计与验证 基于Cadence Virtuoso与Mentor Calibre
尹飞飞
Distributed Loss-Compensation Techniques for Energy-Efficient ...
Verification of SD/MMC Controller IP Using UVM
SystemVerilog验证 测试平台编写指南
CN104601160B-灿芯半导[..]
Presentation
Gaurav Singh