模拟IC设计
格雷
1.5Bit 级pipelined+ADC典型单[..]
未知
Session 28V
NoiseDesign.dvi
Virtuoso Editing 的使用简介
Richey
DesignWare Foundation Cores Installation and Setup Guide, Version ...
Synopsys, Inc.
LDO设计-tangzhangwen
Zhangwen Tang
基于XILINX FPGA的OFDM通信系统基带设计
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Microsoft PowerPoint - PLL_UT_tutorial_A[..]
enjoy
A Basic Introduction to the gm ID-Based Design
ZigBee低中频接收机中复数滤波[..]
拉扎维 数据转换器设计 原版 (1)
examples
server1
基准电压源和线性稳压器的设计
lmliu
509764_1_En_Print[..]
0014813
模拟电路版图的艺术
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
Standard Verification Rule Format (SVRF) Manual 2023
Siemens Industry Software
Calibre® DefectReview User's Manual