DIT-FFT至简设计实现法
luke
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
模拟集成电路的分析与设计 格雷 839页 76M 高清书签版
未知
无线通信中的射频收发系统设计（英文版）
A TIA in CMOS 0.18um
ISSCC2021-T7-Basic Design Approaches to Accelerating Deep Neural ...
Design of Sigma-Delta Converters in MATLAB-
Power supply rejection ratio in operational transconductance ...
electronic devices
Thomas L. Floyd
Tradeoffs and Optimization in Analog CMOS Design
David M. Binkley
RF CMOS Oscillators for Modern Wireless Applications
Masoud Babaie, Mina Shahmohammadi & Robert Bogdan Staszewski
An improved bandgap reference with high power supply rejection ...
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
ISSCC2021-T1-Fund[..] of RF and Mm-Wave Power Amplifier Designs
Modelithics Optimized LNA Design April MWJ 2021
Session 20
Single miller capacitor frequency compensation technique for ...
Abidi-Pan, Hui.University of California, Los Angeles
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
Standard Verification Rule Format (SVRF) Manual 2023
Siemens Industry Software
Calibre® xRC User's Manual
xCalibrate Batch User's Manual
Calibre® xACT User's Manual