Digital integrated circuit design using verilog and systemverilog ...
未知
Session 34
ISF_TUTORIAL
YIZHE HU
24位96KSPSΣ-Δ调制器的设计
CBJ
深入理解LINUX虚拟内存管理
（爱尔兰）MEL GORMAN著
PrimeSim� XA User Guide
Inc. Synopsys
一种高摆幅软启动线性稳压源设计
Simulating Nonlinear Circuits with Python Power Electronics ...
射频电路与芯片设计要点（中文版）
一种适用于高压电源管理的无输出电容[..]
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
数字电子技术基础（第5版）习题解答
阎石
控制之美（卷1）——控制理论从传递[..]
王天威
Session 36
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
UNIX环境高级编程
W.RICHARD STEVENS
TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference
CMOS斩波稳定放大器的分析与研究
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...
Bo Zhou & Yao Li & Fuyuan Zhao