Verification of SD/MMC Controller IP Using UVM
未知
ADS应用详解：射频电路设计与仿真
陈艳华，李朝晖，夏玮编著
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
CMOS模拟集成电路版图设计与验证 基于Cadence Virtuoso与Mentor Calibre
尹飞飞
基于0.13μm SOI CMOS工艺的高性能LDO设计
ISSCC2021 Session 17
Microsoft Word - AXI protocol 翻译.doc
<C0EECBB6>
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
Virtuoso Editing 的使用简介
Richey
Electromagnetics for High-speed Analog and Digital Communication ...
Ali M. Niknejad
ldmos tech
线性代数及其应用
CMOS 带隙基准源研究-tangzhangwen
zwtang
低压、低功耗、高精度的逐次逼近型
ycp
Fundamental Principles Behind the Sigma-Delta ADC Topology Part ...
Michael Clifford & Analog Devices Inc
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
CMOS带隙电压基准的误差及其改进 陈浩琼
RF and Microwave Power Amplifier Design
Andrei Grebennikov
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert