A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
Internal and external op-amp compensation: a control-centric ...
未知
Method of Moments for 2D Scattering Problems
Christophe Bourlier
零点极点
HarmonicBalance
模拟CMOS集成电路设计 拉扎维第1版中文
CN105824349A-上海巨微[..] bandgap
Session 3: Highlighted Chip Releases: Modern Digital SoCs
最优控制理论与应用
A gm/ID Based Methodology for the Design of CMOS Analog Circuits ...
IEEE
Numerical Analysis (Richard L. Burden, J. Douglas Faires etc.) ...
离散时间控制系统（第二版） Katsuhiko ； Ogata (z-lib.org)
ISSCC2021 Session 17
Microsoft Word - Frequency Response.doc
rayork
e采样与adc
基于MOSFET失配分析的低压高精[..] 刘帘曦
Static timing analysis for nanometer designs a practical approach ...
CMOS-Voltage-Refe[..]
4<8=8AB@0B>@
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok