理工书库 lilin | Category: IEEE Custom Integrated Circuits Conference 2006;2006; ; ;10.1109/CICC.2006.320979

Discover (Random Books)

基准源和温度检测模块设计

基准源和温度检测模块设计

应用随机过程概率论模型导论 (Sheldon M.Ross) (Z-Library)

应用随机过程概率论模型导论 (Sheldon M.Ross) (Z-Library)

Design considerations of recent advanced low-voltage low-temperature-coefficient CMOS bandgap voltage reference - Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004

Design considerations of recent advanced low-voltage low-temperature-c[..] ...

Aperture Uncertainty and ADC System Performance Application Note (AN-501)

Aperture Uncertainty and ADC System Performance Application ...

Analog Devices, Inc.

数字信号处理时域离散随机信号处理

数字信号处理时域离散随机信号处理

锁相环相位噪声与环路带宽的关系分析

锁相环相位噪声与环路带宽的关系分析

卡尔曼滤波及其实时应用(第4版） (应用数学译丛) ( etc.) (Z-Library)

卡尔曼滤波及其实时应用(第4版） (应用数学译丛) ( etc.) (Z-Library)

Session 25: DRAM

Session 25: DRAM

FREQUENCY DIVIDINGAPPARATUS AND RELATED METHOD

FREQUENCY DIVIDINGAPPARATUS AND RELATED METHOD

Topic 8 Circuit Envelope

Topic 8 Circuit Envelope

Rashaunda Henderson

Learning Perl 6

Learning Perl 6

凸优化(Convex Optimization) (Stephen Boyd, Lieven Vandenberghe, 王书宁译) (Z-Library)

凸优化(Convex Optimization) (Stephen Boyd, Lieven Vandenberghe, ...

GmID Methodology

GmID Methodology

Analog Integrated Circuit Design

Analog Integrated Circuit Design

Tony Chan Carusone, David A. Johns & Kenneth W. Martin

高速低功耗SAR ADC的关键技术研究与系统设计

高速低功耗SAR ADC的关键技术研究与系统设计

ANTENNA THEORY: ANALYSIS AND DESIGN

ANTENNA THEORY: ANALYSIS AND DESIGN

Constantine A. Balanis

Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range

Design techniques for cascoded CMOS op amps with improved PSRR ...

D.B. Ribner & M.A. Copeland

$Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs$

Wideband RF PLL fractional/integer frequency synthesizer with ...

STMICROELECTRONICS

Category: IEEE Custom Integrated Circuits Conference 2006;2006; ; ;10.1109/CICC.2006.320979

Embedded Mixed-Signal IP Development Methodology in 90nm CMOS SerDes FPGAs

Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...

Rakesh H. Patel & William Bereza