模拟CMOS集成电路设计 答案(拉扎维)
未知
高频高速电子系统中的信号完整性研究
Verilog HDL Design Examples
Joseph Cavanagh
低电压CMOS分数分频锁相环频率综合器 关键技术研究
LU HUNG
信号分析与处理_MATLAB语言及应用
http://www.pris.edu.cn
Delta-sigma ADC
jianggx
Analytical Phase-Noise Modeling and Charge Pump Optimization ...
Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt
Session 4
Leblebici D. Fundamentals of High-FrequencyAnalog IC 2ed 2021
LDO中过温保护电路的设计
LINUX设备驱动程序
Jonathan Corbet,Alessandro Rubini,Greg Kroah-Hartman著;魏永明,耿岳,钟书毅译
Voltus IC Power Integrity Solution User Guide
Inc. Cadence Design Sys tems
2010_FrontMatter_[..]
Steve Bonney
Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: ...
IEEE
Power systems-on-chip practical aspects of design (Allard, Bruno) ...
4<8=8AB@0B>@
一种用于低功耗LDO的CMOS电压[..]
Middlebrook Part 1
mwidmer
Calibre® RVE User's Manual
Siemens Industry Software
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen