FinFET Modeling for IC Simulation and Design
4<8=8AB@0B>@
ADS中噪声源使用验证
XU,YUE (K-China,ex1)
Digital Design Netlisting and Simulation SKILL Refer ence
Inc. Cadence Design Sys tems
HIGH QUALITY PARALLEL RESONANCE OSCILLATOR
未知
Quantus Techgen Reference Manual
AMBA 3 AHB-Lite Protocol Specification
ARM Limited
LDO设计小结一
zeng zhen
Elementary Differential Equations and Boundary Value Problems
William E. Boyce & Richard C. Diprima & Douglas B. Meade
The Designer’s Guide to Spice and Spectre by Kenneth S. Kundert ...
14990665645773625[..]
设计Bandgap时考虑的几个问题
yzx
04_TechActive.fm
Administrator
Analog Circuit Design Volume Three
Bob Dobkin,John Hamburger
二级运放建立时间与相位裕度的分析与优化
A 2.7-V 900-MHz CMOS LNA and Mixer - Solid-State Circuits, IEEE ...
IEEE
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
esd-circuits-and-[..]
计算电磁场的矩量法（PDF）
Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller ...
Shih-An Yu & Peter R. Kinget
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...
Bo Zhou & Yao Li & Fuyuan Zhao