A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
Session 24: Advanced Embedded Memories
未知
数值分析（第5版）习题解答 (李庆扬) (z-lib.org)
柯明道ESD简洁版
zju
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
IEEE
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
Shih-An Yu & Peter R. Kinget
自动控制系统(原书第10版) (法里德·高那菲(Farid Golnaraghi) etc.) (Z-Library)
Digital Control of Dynamic Systems 3th Gene F. Franklin
ssreader
反馈系统
Feedback Systems An Introduction for Scientists & Engineers (2008, Princeton University Press)
ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...
Fundamentals of Layout Design for Electronic Circuits
Jens Lienig Juergen Scheible
低功耗CMOS逐次逼近型模数转换器 [朱樟明，杨银堂著][科学出版社][..]
Constraining Designs for Synthesis and Timing Analysis A Practical ...
417725_Print.indd
0002624
verilog HDL那些事
akuei2
LDO与VLDO的设计原理及性能测试
全单片集成的多模CMOS正交频率综[..]
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly