ISSCC2021-SC3
未知
基准电压源和线性稳压器的设计
lmliu
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
ISSC2021 SESSION 2
用于LDO稳压器的CMOS基准电压[..]
Nonlinear Circuit Simulation and Modeling Fundamentals for Microwave ...
Microsoft Word - PREAMBLE.DOC
Administrator
Digital integrated circuit design using verilog and systemverilog ...
模拟CMOS集成电路设计 拉扎维第1版中文
Dynamic offset compensated CMOS amplifiers-Huijsing
Spectre RelXpert Reli ability Simulator User Guide
Inc. Cadence Design Sys tems
High-Speed Architecture for a Programmable Frequency Divider ...
IEEE
3P-EBK: CALCULUS EARLY TRANSCENDENTALS
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
0071509054.pdf
mssc.2015.Razavi-The StrongARM Latch
锁相环相位噪声与环路带宽的关系分析
Digital Integrated Circuits Analysis and Design
John E. Ayers
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly