理工书库 lilin | Category: The STW81200 is a dual architecture frequency synthesizer (Fractional-N and Integer-N)

Discover (Random Books)

js.2010.PFD biased with shunt regulator

js.2010.PFD biased with shunt regulator

Microsoft Word - Chapter1 Importance of Impedance matching.doc

Microsoft Word - Chapter1 Importance of Impedance matching.doc

Harmonic balance finite element method applications in nonlinear electromagnetics and power systems (Lu, Junwei Yamada, Sotoshi Zhao, Xiaojun) (z-lib.org)

Harmonic balance finite element method applications in nonlinear ...

Advanced Opamp Topologies (Part II)

Advanced Opamp Topologies (Part II)

Michael H. Perrott

COMS集成锁相环电路设计张刚

COMS集成锁相环电路设计张刚

有限元方法（第五版）第一卷基本原理

有限元方法（第五版）第一卷基本原理

（英）O.C.Zienkiewicz （美）R.L.Taylor著

Vivado Design Suite User Guide: Logic Simulation (UG900)

Vivado Design Suite User Guide: Logic Simulation (UG900)

深亚微米CMOS工艺ESD器件结构优化与实验研究

深亚微米CMOS工艺ESD器件结构[..]

深入理解linux虚拟内存管理（英文）

深入理解linux虚拟内存管理（英文）

ch3_pnjunction

ch3_pnjunction

Claudio Talarico

池保勇 CMOS射频集成电路分析与设计

池保勇 CMOS射频集成电路分析与设计

ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application Considerations

ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...

ssreader

ssreader

Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS

Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS

CMOS电路芯片ESD保护电路设计技术的发展赵近

CMOS电路芯片ESD保护电路设计[..] 赵近

Session 36: Hardware Security

Session 36: Hardware Security

12位50Msps流水线A D转换器的研究与设计

12位50Msps流水线A D转换器的研究与设计

Session 8

Session 8

Category: The STW81200 is a dual architecture frequency synthesizer (Fractional-N and Integer-N)

$Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs$

Wideband RF PLL fractional/integer frequency synthesizer with ...

STMICROELECTRONICS