Spice-Oriented Nonlinear Circuit Analysis Using Harmonic Balance ...
NCSP'09
2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...
未知
Microsoft Word - Frequency Response.doc
rayork
低功耗的高速高精度运放设计
Microsoft Word - AXI protocol 翻译.doc
<C0EECBB6>
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
lnaDesign4
Raed Abd-Alhameed
Session 10: Continuous-Time ADCs and DACs
USB 2.0
hevryjiang
Low-noise monolithic amplifier design: Bipolar versus CMOS
DCDC-EECS-2011-94
RF ANALOG IC DESIGN PROJECT
ctao
音频功率放大器设计手册
（英）DouglasSelf著
模拟CMOS电路设计折中与优化
简并点优化的高性能带隙基准电路 应建华
模拟电子技术基础 第5版
清华大学电子学教研组编；童诗白，华成英原主编；华成英，[..]
Universal Serial Bus 3.0 Specification
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学)
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi