理工书库 lilin | Category: Charge pump (CP);delta–sigma;dynamic mismatch;dynamic mismatch corner frequency;flicker noise;flicker noise corner frequency;fractional-N frequency synthesizer (Frac-N);frequency synthesizer;gain mismatch;gain mismatch corner frequency;phase frequency detector (PFD);phase noise;reset delay mismatch;rms phase error;spurs;thermal noise;voltage-controlled oscillator (VCO)

Discover (Random Books)

基准电压源和线性稳压器的设计

基准电压源和线性稳压器的设计

PrimeWave� Design Environment for Reliability Analysis User Guide

PrimeWave� Design Environment for Reliability Analysis User ...

Computing ACPR from 1Tone HB ADS 2011

Computing ACPR from 1Tone HB ADS 2011

Harmonic Balance for Nonlinear Vibration Problems

Harmonic Balance for Nonlinear Vibration Problems

Analog Behavioral Modeling with the Verilog-A Language

Analog Behavioral Modeling with the Verilog-A Language

一款超低噪声快速启动的CMOS带隙基准电路设计刘鸿雁

一款超低噪声快速启动的CMOS带隙[..] 刘鸿雁

esd-circuits-and-devices

esd-circuits-and-[..]

Session 36: Hardware Security

Session 36: Hardware Security

Front Cover Circuit Analysis I.qxd (Page 1)

Front Cover Circuit Analysis I.qxd (Page 1)

Karris, Steven T.

A precise on-chip voltage generator for a gigascale dram with a negative word-line scheme - Solid-State Circuits, IEEE Journal of

A precise on-chip voltage generator for a gigascale dram with ...

IEEE Std 1801™-2018, IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems

IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...

Design Automation Standards Committee of the IEEE Computer Society

Understanding Delta-Sigma Data Converters

Understanding Delta-Sigma Data Converters

GABOR C. TEMES & Richard Schreier

CMOS模拟集成电路版图设计与验证基于Cadence Virtuoso与Mentor Calibre

CMOS模拟集成电路版图设计与验证基于Cadence Virtuoso与Mentor Calibre

A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, IEEE Journal of

A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...

a-new-semiconductor-voltage-standard

a-new-semiconduct[..]

Artificial Intelligence: A Modern Approach, Global Edition, 4ed

Artificial Intelligence: A Modern Approach, Global Edition, ...

Stuart Russell / Peter Norvig

微处理器设计：从设计规划到工艺制造

微处理器设计：从设计规划到工艺制造

集成电路版图设计 [陆学斌主编] 2012年版

集成电路版图设计 [陆学斌主编] 2012年版

Category: Charge pump (CP);delta&#8211;sigma;dynamic mismatch;dynamic mismatch corner frequency;flicker noise;flicker noise corner frequency;fractional-N frequency synthesizer (Frac-N);frequency synthesizer;gain mismatch;gain mismatch corner frequency;phase frequency detector (PFD);phase noise;reset delay mismatch;rms phase error;spurs;thermal noise;voltage-controlled oscillator (VCO)

$Enhanced phase noise modeling of fractional-N frequency synthesizers$

Enhanced phase noise modeling of fractional-N frequency synthesizers

H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf