A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
CMOS电路芯片ESD保护电路设计[..] 赵近
未知
A comparative study of various current mirror configurations_ ...
Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta
低压低功耗电流模CMOS带隙基准电路 孔令荣
Advanced Opamp Topologies
Michael H. Perrott
自动控制原理
Signal and Power Integrity - Simplified, Third edition
Eric Bogatin
Report for current mirror OPAMP
ISSCC2021-T5-Cali[..] Techniques in ADCs
Virtuoso Editing 的使用简介
Richey
CMOS Analog Circuit Design (1)
IP3 and Intermodulation Guide | Maxim Integrated
Session 35: Adaptive Digital Techniques for Variation Tolerant ...
DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA ...
Synopsys, Inc.
CN104601160B-灿芯半导[..]
模拟CMOS集成电路设计 答案(拉扎维)
CMOS带隙电压基准的误差及其改进 陈浩琼
Electromagnetic Waves
Carlo G. Someda
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.