93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器
未知
CMOS模拟集成电路设计
（美）艾伦，（美）霍尔伯格著
数值分析
UNIX环境高级编程
W.RICHARD STEVENS
Artificial Intelligence A Modern Approach (4th Edition)
射频微电子学
Zhiping Yu
Virtuoso Editing 的使用简介
Richey
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
天线理论与设计 第2版
W.L) 斯塔兹曼(Stutzman (作者) & 蒂尔 (Thiele.G.A) (作者) & 朱守正 (译者)
CMOS-Voltage-Refe[..]
4<8=8AB@0B>@
在线作Bode/Nyquis
yzx
芯片I／O缓冲及ESD电路设计
一种适用于高压电源管理的无输出电容[..]
Questa Verification IP Data Book
Mentor Graphics Corporation
Synthesis of Arithmetic Circuits : FPGA, ASIC, and Embedded ...
Deschamps & Jean-Pierre. & Bioul & Gery Jean Antoine. & Sutter & Gustavo D.
Microsoft PowerPoint - Random_Offset_CMO[..]
Mama
RF ANALOG IC DESIGN PROJECT
ctao
Synthesis and Optimization of Digital Circuits (Giovanni De ...
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.