理工书库 lilin | Category: IEEE Journal of Solid-State Circuits;2002;37;11;10.1109/JSSC.2002.803936

Discover (Random Books)

ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application Considerations

ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...

适用于高速闪存的超快无片外电容LDO

适用于高速闪存的超快无片外电容LDO

ISSCC2021 Session 29

ISSCC2021 Session 29

Standard Verification Rule Format (SVRF) Manual 2020

Standard Verification Rule Format (SVRF) Manual 2020

Mentor Graphics Corporation

Computational Methods in Electromagnetic Compatibility Antenna Theory Approach versus Transmission Line Models by Dragan Poljak Khalil El-Khamlichi Drissi (z-lib.org)

Computational Methods in Electromagnetic Compatibility Antenna ...

Control Systems Engineering

Control Systems Engineering

A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State Circuits, IEEE Journal of

A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...

CN105530002B-中电华大2018-抗PVT的振荡器

CN105530002B-中电华大[..]

Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design

Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design

Verilog HDL Design Examples

Verilog HDL Design Examples

Joseph Cavanagh

基准源和温度检测模块设计-tangzhangwen

基准源和温度检测模块设计-tang[..]

Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level

Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...

CMOS模拟集成电路设计与仿真实例-基于Cadence ADE

CMOS模拟集成电路设计与仿真实例[..] ADE

RF Circuit Design

RF Circuit Design

Bowick, Christopher;Blyler, John;Ajluni, Cheryl

简并点优化的高性能带隙基准电路

简并点优化的高性能带隙基准电路

AMBA总线规范_V2.0

AMBA总线规范_V2.0

Modified modeling of Miller compensation for two-stage operational amplifiers

Modified modeling of Miller compensation for two-stage operational ...

H.C. Yang;D.J. Allstot

Design Optimization of Power and Area of Two-Stage CMOS Operational Amplifier Utilizing Chaos Grey Wolf Technique

Design Optimization of Power and Area of Two-Stage CMOS Operational ...

Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...

Category: IEEE Journal of Solid-State Circuits;2002;37;11;10.1109/JSSC.2002.803936

A low-power small-area /spl plusmn/7.28-ps-jitter 1-GHz DLL-based clock generator

A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...

Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang