理工书库 lilin | Category: IEEE Journal of Solid-State Circuits;2001;36;3;10.1109/4.910480

Discover (Random Books)

系统芯片中的全数字锁相环设计

系统芯片中的全数字锁相环设计

Microsoft Word - Chapter1 Importance of Impedance matching.doc

Microsoft Word - Chapter1 Importance of Impedance matching.doc

Computational Methods in Electromagnetic Compatibility Antenna Theory Approach versus Transmission Line Models by Dragan Poljak Khalil El-Khamlichi Drissi (z-lib.org)

Computational Methods in Electromagnetic Compatibility Antenna ...

CMOS模拟集成电路设计与仿真实例——基于Cadence ADE

CMOS模拟集成电路设计与仿真实例[..] ADE

摘要

基准源和温度检测模块设计-tangzhangwen

基准源和温度检测模块设计-tang[..]

MATLAB信号处理

MATLAB信号处理

A TIA in CMOS 0.18um

A TIA in CMOS 0.18um

MT-001: Taking the Mystery out of the Infamous Formula,'SNR = 6.02N + 1.76dB,' and Why You Should Care

MT-001: Taking the Mystery out of the Infamous Formula,'SNR ...

MOSAmpNoise.dvi

MOSAmpNoise.dvi

ESD Design and Synthesis (1)

ESD Design and Synthesis (1)

ISSCC2021-T6-Basics of DAC-based Wireline Transmitters

ISSCC2021-T6-Basics of DAC-based Wireline Transmitters

Session 3: Highlighted Chip Releases: Modern Digital SoCs

Session 3: Highlighted Chip Releases: Modern Digital SoCs

Sahrling M. Analog Circuit Simulators for Integrated Circuit Designers 2021

Sahrling M. Analog Circuit Simulators for Integrated Circuit ...

Session 20

Session 20

Truly Nonlinear Oscillations: Harmonic Balance, Parameter Expansions, Iteration, and Averaging Methods

Truly Nonlinear Oscillations: Harmonic Balance, Parameter Expansions, ...

Ronald E. Mickens

fluids-04-00159-v2

fluids-04-00159-v2

Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,

Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,

Category: IEEE Journal of Solid-State Circuits;2001;36;3;10.1109/4.910480

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn