一种用于LDO系统的极点频率调整方法
维普资讯有限公司
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
未知
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Session 22
MCU芯片的复位电路与多模式时钟系统设计
周小军
Gabriel Rincon-Mora - Analog IC Design with Low-Dropout Regulators ...
Analog IC Design & Low-Dropout Regulators (LDOs) (Electronic Engineering) (2009) ...
一种超低静态功耗LDO的设计
te.2005.杨氏零点再发现
数字滤波器的MATLAB与FPGA[..]
Noise and Spurious Tones Management Techniques for Multi-GHz ...
Adrian Maxim
Topics in Multiple-Loop Regulators and Current-Mode Programming
开关变换器的建模与控制 318页 20.6M 书签版
高等数学 第7版 上
同济大学数学系编
Nonlinear Circuit Simulation and Modeling Fundamentals for Microwave ...
微带电路
Computational Intelligence in Analog and Mixed-Signal (AMS) ...
低压高速LDO电路系统的分析与设计
Abraham uta GPIO ESD
Administrator
Relationship between frequency response and settling time of ...
B.Y.T. Kamath, R.G. Meyer & P.R. Gray