实验 带运放的带隙基准设计
USER
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
SAR A／D转换器中电容失配问题的分析
未知
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
开关电源设计 第3版
（美）普利斯曼，比利斯，莫瑞著
Electromagnetics for High-speed Analog and Digital Communication ...
Ali M. Niknejad
ADS2008射频电路设计与仿真实例
徐兴福 著
Embedded Peripherals IP User Guide
Intel Corporation
CMOS模拟集成电路设计与仿真实例[..] ADE 陈成颖
Wiener-Khinchin theorem
Preparation of Papers in Two-Column Format for the Proceedings ...
Laura Hyslop
音频功率放大器设计手册
（英）DouglasSelf著
CMOS Realization of OTA as an Application in Low Power Amplifier ...
Ghanshyam Singh, Md Hameed Pasha
0132642786.pdf
Neil H. E. Weste
Analytical Phase-Noise Modeling and Charge Pump Optimization ...
Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt
Questa Verification IP Data Book
Jespers-The gm ID Methodology, a sizing tool
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI
Author