Digital integrated circuit design using verilog and systemverilog ...
未知
PCI Express Base 4.0
0132642786.pdf
Neil H. E. Weste
一种高性能无片外电容型LDO设计
Cadence高速电路板设计与仿真 信号与电源完整性分析 第5版
两种新型CMOS带隙基准电路 程军
CNKI
eetop.cn TN07CLDR001 1 3
PrimeWave� Design Environment for Reliability Analysis User ...
Inc. Synopsys
Antenna Theory
Constantine A. Balanis
二级运放建立时间与相位裕度的分析与优化
Avalon® Interface Specifications
Intel Corporation
CMOS TRANSCONDUCTANCE AMPLIFIER WITH FLOATING OPERATING POINT
Control Systems Engineering
Norman S. Nise
计算PSRR的新方法
雨林木风
比较器失调的仿真方法
jason
一种具有温度补偿 高电源抑制比的带隙基准源 何捷
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
Next-Generation ADCs, High-Performance Power Management, and ...
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai