CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE ...
R. Jacob Baker
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
ISSCC2021 Session 27
未知
Power supply rejection ratio in operational transconductance ...
IEEE
Verification of SD/MMC Controller IP Using UVM
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
Session 25: DRAM
CMOS模拟IP线性集成电路 (1)
PWM/PFM 模式 DC-DC 升压转换器电路的设计
yyk
射频集成电路中模拟基带滤波器的设计和实现 石欢
Advanced Computational Electromagnetic Methods and Applications
Yu, Li, Elsherbeni, Rahmat-Samii, Editors
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
jssc.2005.Replica Compensated Linear Regulators for PLLs
运放仿真方法整理
USER
PoleZero.dvi
高速模数转换器动态参数的定义和测试
高速低功耗逐次逼近型模数转换器的研[..]
信号与系统习题详解 奥本
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Alvin Wang & Shaishav Desai