PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
适用于高速闪存的超快无片外电容LDO
未知
PHASE ERROR CANCELLATION
FPGA数字信号处理设计教程：Sy[..] Generator入门与提高 11938681
基于延迟锁相环的时钟发生器设计
信号与系统（奥本海姆）
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
Virtuoso Parameterized Cell Reference
Inc. Cadence Design Sys tems
A 240-nA Quiescent Current, 95.8% Efficiency AOT-Controlled ...
Wenbin Huang & Lianxi Liu & Xufeng Liao & Chengzhi Xu & Yonyuan Li
UNIX环境高级编程
W.RICHARD STEVENS
模拟CMOS集成电路 第二版 拉扎维 (拉扎维)
Microsoft Word - Bandgap reference design concept and flow.doc
Session 33
微波工程
David M. Pozar
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
Chap1_20160228_4.dvi
A comparative study of various current mirror configurations_ ...
Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta