理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...

Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi

Dynamic offset compensated CMOS amplifiers-Huijsing

Dynamic offset compensated CMOS amplifiers-Huijsing

0132642786.pdf

0132642786.pdf

Neil H. E. Weste

二级运放建立时间与相位裕度的分析与优化

二级运放建立时间与相位裕度的分析与优化

Design of Low Noise Amplifiers

Design of Low Noise Amplifiers

Verification of SD/MMC Controller IP Using UVM

Verification of SD/MMC Controller IP Using UVM

2.7Gbps收发器中LVDS驱动电路的设计

2.7Gbps收发器中LVDS驱动[..]

基于全反馈的高稳定性LDO线性稳压器

基于全反馈的高稳定性LDO线性稳压器

CMOS Analog Circuit Design

CMOS Analog Circuit Design

CMOS Fractional-N Synthesizers: Design for High Spectral Purity and Monolithic Integration (The Springer International Series in Engineering and Computer Science)

CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...

Bram De Muer & Michiel Steyaert

一种低噪声高电源抑制比CMOS低压差线性稳压器

一种低噪声高电源抑制比CMOS低压[..]

MIPI高速数据接口的研究与实现

MIPI高速数据接口的研究与实现

Introductory Circuit Analysis Thirteenth Edition Global Edition

Introductory Circuit Analysis Thirteenth Edition Global Edition

Robert L. Boylestad

A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI

A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI

The Designer’s Guide to Spice and Spectre by Kenneth S. Kundert (auth.) (z-lib.org)

The Designer’s Guide to Spice and Spectre by Kenneth S. Kundert ...

低电压CMOS分数分频锁相环频率综合器关键技术研究

低电压CMOS分数分频锁相环频率综合器关键技术研究

CMOS 集成电路设计手册第3版·模拟电路篇=CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION 3RD EDITION

CMOS 集成电路设计手册第3版·模拟电路篇=CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION ...

Noise in Solid-state Devices and Lasers

Noise in Solid-state Devices and Lasers

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...