一种高精度的CMOS带隙基准电压源
未知
IEEE Standard for Ethernet
Bipolar and MOS Analog IC Design
Alan B. Grebene
ISSC2021 SESSION 2
基于延迟锁相环的时钟发生器设计
一种低静态电流、高稳定性的LDO线[..]
低功率、高分辨率的A-D转换器@2018
作者
Aperture Uncertainty and ADC System Performance Application ...
Analog Devices, Inc.
Session 12
Sigma-Delta Converters. Practical Design Guide (José M. de la ...
man_mentor_vip_ax[..]
merickso
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.
无输出电容的瞬态增强NMOS LDO
高速模数转换器动态参数的定义和测试
Session 11: Advanced Wireline Links and Techniques
js.2010.PFD biased with shunt regulator
Generate ESD Source in ADS
TU,NASH (K-Taiwan,ex1)
Circuit Simulation by Farid N. Najm (z-lib.org)
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...