理工书库 lilin | Category: This IP core is used for building a PCI Express® Media Access Controller (MAC) layer. It supports 1/2/4/8/16-lane

Discover (Random Books)

Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) (Sridhar Gangadharan, Sanjay Churiwala (auth.)) (z-lib.org)

Constraining Designs for Synthesis and Timing Analysis A Practical ...

数字调制解调技术的MATLAB与FPGA实现 Altera Verilog版杜勇编著

数字调制解调技术的MATLAB与F[..] Altera Verilog版杜勇编著

一种应用于DC DC转换器的自举电路设计

一种应用于DC DC转换器的自举电路设计

射频集成电路与系统

射频集成电路与系统

李智群王志功编著

基于CMOS工艺的全芯片ESD保护电路设计

基于CMOS工艺的全芯片ESD保护[..]

Design considerations of recent advanced low-voltage low-temperature-coefficient CMOS bandgap voltage reference - Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004

Design considerations of recent advanced low-voltage low-temperature-c[..] ...

Design of Ultra Wideband Power Transfer Networks

Design of Ultra Wideband Power Transfer Networks

Binboga Siddik Yarman

Gray Hurst Analysis and Design of Analog Integra

Gray Hurst Analysis and Design of Analog Integra

二级运放建立时间与相位裕度的分析与优化

二级运放建立时间与相位裕度的分析与优化

Instruction for Camera-Ready Paper

Instruction for Camera-Ready Paper

Middlebrook Part 2

Middlebrook Part 2

Microsoft Word - 异步FIFO的设计.doc

Microsoft Word - 异步FIFO的设计.doc

A mixed-mode esd protection circuit simulation-design methodology - Solid-State Circuits, IEEE Journal of

A mixed-mode esd protection circuit simulation-design methodology ...

Diva Reference

Diva Reference

Inc. Cadence Design Sys tems

PCI.Express.Base.2.0

PCI.Express.Base.2.0

基于一种SIFT优化算法的图像检索

基于一种SIFT优化算法的图像检索

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

Virtuoso Parameterized Cell Reference

Virtuoso Parameterized Cell Reference

Inc. Cadence Design Sys tems

Category: This IP core is used for building a PCI Express® Media Access Controller (MAC) layer. It supports 1/2/4/8/16-lane

PCI Express PHY v1.0 LogiCORE IP Product Guide

PCI Express PHY v1.0 LogiCORE IP Product Guide