理工书库 lilin | Category: benemale

Discover (Random Books)

Next-Generation ADCs, High-Performance Power Management, and Technology Consider

Next-Generation ADCs, High-Performance Power Management, and ...

MATLAB-SIMULINK通信系统建模与仿真实例分析-清华大学 2

MATLAB-SIMULINK通信[..] 2

Static Timing Analysis final

Static Timing Analysis final

集成电路掩模设计－基础版图技术

集成电路掩模设计－基础版图技术

一种快速瞬态响应无电容型LDO的设计

一种快速瞬态响应无电容型LDO的设计

ssreader

ssreader

ESD设计与综合

ESD设计与综合

Harmonic balance finite element method applications in nonlinear electromagnetics and power systems (Lu, Junwei Yamada, Sotoshi Zhao, Xiaojun) (z-lib.org)

Harmonic balance finite element method applications in nonlinear ...

Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet

Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet

Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, David Wang -- 2008 -- Morgan-Kaufmann -- 9780080553849 -- 744cd27339b303e7e5478e7cfaa15fb1 -- Anna’s Archive

Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...

实验带运放的带隙基准设计

实验带运放的带隙基准设计

离散时间控制系统（第二版） Katsuhiko ； Ogata (z-lib.org)

离散时间控制系统（第二版） Katsuhiko ； Ogata (z-lib.org)

基准源和温度检测模块设计-tangzhangwen

基准源和温度检测模块设计-tang[..]

12位50Msps流水线A D转换器的研究与设计

12位50Msps流水线A D转换器的研究与设计

摘要

基准电压源和线性稳压器的设计

基准电压源和线性稳压器的设计

Modeling Jitter in PLL-based Frequency Synthesizers

Modeling Jitter in PLL-based Frequency Synthesizers

HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR

HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR

Category: benemale

CMOS射频集成电路设计(第二版) —— The Design of CMOS Radio-Frequency Integrated Circuits, Second Edition

CMOS射频集成电路设计(第二版) —— The Design of CMOS Radio-Frequency Integrated ...

美 & Thomas H. Lee 著 & 余志平周润德等译

Tradeoffs and Optimization in Analog CMOS Design

Tradeoffs and Optimization in Analog CMOS Design

David M. Binkley