thesis.dvi
未知
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
Presentation
Gaurav Singh
Session 16: Computation in Memory
模拟电子技术基础答案-第五版
jssc.2005.Replica Compensated Linear Regulators for PLLs
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation
ISSCC2021-T5-Cali[..] Techniques in ADCs
eetop.cn TN07CLDR001 1 3
ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
一种低压CMOSLDO稳压电源电路
射频集成电路
John
Differential Equations Theory, Technique, and Practice by George ...
HSPICE/SPICE Interface Reference
Inc. Cadence Design Sys tems
分段温度曲率补偿双极工艺带隙基准设计
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
Microsoft Word - 0TitlePageVbook.doc
VC
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
IEEE Standard for Ethernet