Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
eetop.cn 电路分析
未知
系统芯片中的全数字锁相环设计
简并点优化的高性能带隙基准电路
ISSCC2021 Session 28
Designing Audio Power Amplifiers (Bob Cordell) (Z-Library)
数值分析（第5版）习题解答 (李庆扬) (z-lib.org)
Book.DVI
A precise on-chip voltage generator for a gigascale dram with ...
IEEE
USB2.0协议中文版
Jungle
ISSCC2020-01 Visuals
Steve Bonney
Session 33: High-Voltage, GaN and Wireless Power
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
用于射频SOC芯片的低噪声高电源抑[..]
开关电容电路 从入门到精通
bingdian001.com
Traveling Wave Analysis of Partial Differential Equations Numerical ...
DjVu Document
Gustavo
IEEE Standard for Information Technology—Teleco[..] and information ...
LAN/MAN Standards Committee of the IEEE Computer Society