理工书库 lilin | Category: analog and mixed-signal full-chip verification

Discover (Random Books)

Session 20

Session 20

Understanding Jitter and Phase Noise : A Circuits and Systems Perspective

Understanding Jitter and Phase Noise : A Circuits and Systems ...

Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami

PLL频率合成器的杂散性能分析

PLL频率合成器的杂散性能分析

Nested Miller compensation in low-power CMOS design

Nested Miller compensation in low-power CMOS design

Ka Nang Leung;P.K.T. Mok

LDO降压转换器的稳定性分析

LDO降压转换器的稳定性分析

一种基于内部迟滞比较器的新型RC振荡器

一种基于内部迟滞比较器的新型RC振荡器

CMOS模拟集成电路设计与仿真实例-基于Cadence ADE 陈成颖

CMOS模拟集成电路设计与仿真实例[..] ADE 陈成颖

Jespers-The gm ID Methodology, a sizing tool

Jespers-The gm ID Methodology, a sizing tool

一种低噪声高电源抑制比CMOS低压差线性稳压器

一种低噪声高电源抑制比CMOS低压[..]

Computer Arithmetic - Algorithms and Hardware Designs

Computer Arithmetic - Algorithms and Hardware Designs

Session 31

Session 31

eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for

eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for

NumericalOptimization

NumericalOptimiza[..]

数字电子技术基础

数字电子技术基础

PCI Express Base 4.0

PCI Express Base 4.0

MECHATRONICS: ELECTRONIC CONTROL SYSTEMS IN MECHANICAL AND ELECTRICAL ENGINEERING, Sixth Edition

MECHATRONICS: ELECTRONIC CONTROL SYSTEMS IN MECHANICAL AND ELECTRICAL ...

Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance Limits and Robust Implementations by Friedel Gerfers, Maurits Ortmanns (z-lib.org)

Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance ...

Analysis and Design of CMOS Clocking Circuits for Low Phase Noise

Analysis and Design of CMOS Clocking Circuits for Low Phase ...

Woorham Bae & Deog-Kyoon Jeong

Category: analog and mixed-signal full-chip verification

Virtuoso Multi-Mode Simulation with Spectre Platform

Virtuoso Multi-Mode Simulation with Spectre Platform