Session 8: Ultra-High-Speed Wireline
未知
Allen CMOS模拟集成电路设计解答
Session 17: DC-DC Converters
2017 Book OperationalAmplif[..]
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
微波射频电路设计与仿真100例
Administrator
模拟CMOS集成电路设计 第一版
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
Spectre RelXpert Reli ability Simulator User Guide
Inc. Cadence Design Sys tems
数值分析.Timothy Sauer.图灵中文扫描版
A fast-settling CMOS op amp for SC circuits with 90-dB DC gain
K. Bult;G.J.G.M. Geelen
Nonlinear Circuit Simulation and Modeling Fundamentals for Microwave ...
数字通信同步技术的MATLAB与F[..] Altera Verilog版 [杜勇 编著] 2015年版
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development ...
HarmonicBalance
数字电子技术基础（第5版）习题解答
阎石