CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
PrimeWave� Design Environment User Guide
Inc. Synopsys
93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器
未知
模拟CMOS集成电路设计 拉扎维第1版中文
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
MOSAmpNoise.dvi
Control Systems Engineering
Norman S. Nise
一种加入动态补偿电路的快速响应LDO设计
Striving for small-signal stability - IEEE Circuits and Devices ...
IEEE
e采样与adc
examples
server1
CMOS单片LDO线性稳压器的设计
一种具有温度补偿的带隙基准源及其输[..] 何捷
基准电压源和线性稳压器的设计-ta[..]
lmliu
基于嵌入式密勒补偿技术的LDO放大器设计
eetop.cn 高增益恒跨导低失调轨至轨运算放大器的设计 彭新朝
CNKI
2.7Gbps收发器中LVDS驱动[..]
Design of Sigma-Delta Converters in MATLAB® Simulink®
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society