适用于高速闪存的超快无片外电容LDO
未知
Altera系列FPGA芯片IP核详解
US6380806B1-Diffe[..] telescopic operational amplifier having ...
Microsoft Word - Frequency Response.doc
rayork
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
Session 3: Highlighted Chip Releases: Modern Digital SoCs
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society
CH01
Godming
SystemVerilog验证 测试平台编写指南
Ring PLL的详细设计博士论文
verilog HDL那些事
akuei2
低电压CMOS分数分频锁相环频率综合器 关键技术研究
LU HUNG
芯片I/O缓冲及ESD电路设计
Nano-scale CMOS Analog Circuits: Models and CAD Techniques for ...
Pandit, Soumya
一种带软启动电路的带隙基准电压源的实现 张科
CNKI
一个全差分运放电路的设计
Administrator
一种低噪声高电源抑制比CMOS低压[..]
Analytical Phase-Noise Modeling and Charge Pump Optimization ...
Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business