compact trimming design of a high precision reference
未知
Three Stages CMOS OpAmp
25Gbps系统封装和高速互连的信[..]
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.
一种具有高电源抑制比的低功耗CMO[..] 汪宁
PrimeWave� Design Environment User Guide
Inc. Synopsys
Calibre xACT Quick Reference
Siemens Industry Software
适用于高速闪存的超快无片外电容LDO
Computing ACPR from 1Tone HB ADS 2011
aehoward
<4D6963726F736F66[..]
linjie
低噪声快速建立的全片内LDO设计
带ESD保护结构的IO单元库的设计
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
拉扎维 数据转换器设计 原版 (1)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
ADC-based Receivers for Wireline Communication
ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译