理工书库 lilin
  • Advanced Search
  • Guest
  • Browse
  • Books
  • Discover
  • Shelves
  • ADC与DAC (Public)
  • CPU GPU SOC (Public)
  • EDA开发技术 (Public)
  • FPGA (Public)
  • IO ESD (Public)
  • SPICE网表 SPICE仿真器 (Public)
  • linux (Public)
  • verilog (Public)
  • 优化理论 OPTIM (Public)
  • 低噪放LNA (Public)
  • 信号完整性和电源完整性 SI PI (Public)
  • 信号系统与无线收发机signal wireless (Public)
  • 光传输 (Public)
  • 几何 图形学 (Public)
  • 功率放大器PA (Public)
  • 半导体工艺 PDK model TCAD (Public)
  • 噪声分析 noise (Public)
  • 图像处理 (Public)
  • 射频.微波.天线 RF MW NT (Public)
  • 开关电源 线性稳压源 带隙基准源 电源管理 DCDC ACDC LDO BGR PM (Public)
  • 微积分 微分方程 diffEq (Public)
  • 总线与接口 bus (Public)
  • 振荡器OSC 压控振荡器VCO (Public)
  • 控制系统 稳定性 补偿 (Public)
  • 数值分析 numerical analysis (Public)
  • 数字IC后端 (Public)
  • 数字IC设计 (Public)
  • 数字IC验证 (Public)
  • 数字信号处理 (Public)
  • 有限元 FEM (Public)
  • 概率与统计 (Public)
  • 模拟IC教材 (Public)
  • 模拟电路优化 gmid (Public)
  • 比较器 comparator (Public)
  • 波形分析与测量 频谱分析 wave analysis (Public)
  • 混频器 mixer (Public)
  • 滤波器 filter (Public)
  • 版图后端PV RC EMIR (Public)
  • 版图设计 layout (Public)
  • 电磁场与电磁波 EM (Public)
  • 电荷泵 CP (Public)
  • 电路基础 basic ciruit (Public)
  • 科学计算及MATLAB (Public)
  • 线性代数linear algebra (Public)
  • 谐波平衡 HB (Public)
  • 运放 开关电容 OPAMP SC (Public)
  • 锁相环 PLL DLL (Public)
  • 静态时序分析 STA (Public)
  • 音频处理 (Public)

Discover (Random Books)

ISSCC2020-01 Visuals

ISSCC2020-01 Visuals

Steve Bonney

A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell lib - Solid-State Circuits, IEEE Journal of

A compact power-efficient 3 V CMOS rail-to-rail input/output ...

IEEE

高等数学 第7版 上

高等数学 第7版 上

同济大学数学系编

Session 17: DC-DC Converters

Session 17: DC-DC Converters

未知

Virtuoso Editing 的使用简介

Virtuoso Editing 的使用简介

Richey

Session 6: High-Performance Receivers and Transmitters for Sub-6GHz Radios

Session 6: High-Performance Receivers and Transmitters for Sub-6GHz ...

未知

24位96KSPSΣ-Δ调制器的设计

24位96KSPSΣ-Δ调制器的设计

CBJ

RISC-V IOMMU Architecture Specification

RISC-V IOMMU Architecture Specification

IOMMU Task Group

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...

Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi

Design Optimization of Power and Area of Two-Stage CMOS Operational Amplifier Utilizing Chaos Grey Wolf Technique

Design Optimization of Power and Area of Two-Stage CMOS Operational ...

Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...

IEEE Std 1801™-2018, IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems

IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...

Design Automation Standards Committee of the IEEE Computer Society

PLL Perfomance, Simulation, and Design

PLL Perfomance, Simulation, and Design

Dean Banerjee

开关电容电路 从入门到精通

开关电容电路 从入门到精通

未知

开关电容电路 从入门到精通 -刘明亮

开关电容电路 从入门到精通 -刘明亮

未知

A Low Power Two Stages CMOS OpAmp

A Low Power Two Stages CMOS OpAmp

未知

Session 14: mm-Wave Transceivers for Communication and Radar

Session 14: mm-Wave Transceivers for Communication and Radar

未知

Session 1: Plenary Session — Invited Papers

Session 1: Plenary Session — Invited Papers

未知

一种具有温度补偿 高电源抑制比的带隙基准源 何捷 (1)

一种具有温度补偿 高电源抑制比的带隙基准源 何捷 (1)

未知

Category: The Xilinx LogiCORE IP FIR Compiler core provides a common interface for users to generate highly parameterizable

Xilinx DS534, FIR Compiler v5.0, Data Sheet

Xilinx DS534, FIR Compiler v5.0, Data Sheet

Xilinx, Inc.

Book Details

...