Cadence Physical Verifi cation User Guide
Inc. Cadence Design Sys tems
低电压CMOS分数分频锁相环频率综合器 关键技术研究
LU HUNG
Numerical Methods in Engineering with Python (2005)
未知
基于零极点追踪的高稳定性片内LDO[..]
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
Tradeoffs and Optimization in Analog CMOS Design
David M. Binkley
CN103036558B-SMIC[..]
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
射频系统内低中频滤波器的设计和研究
ISSCC2021 Session 28
finite elemennt anlysis in ansys
kubik
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
Calibre® Query Server Manual
Siemens Industry Software
RF CMOS Oscillators for Modern Wireless Applications
Masoud Babaie, Mina Shahmohammadi & Robert Bogdan Staszewski
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society
Abraham uta GPIO ESD
Administrator
Analog Design Essentials
sansen
基于CMOS工艺的ESD器件及全芯[..]
PLJIE
Xilinx DS534, FIR Compiler v5.0, Data Sheet