基于 DLL倍频技术的 1GHz本地振荡器设计 英文 李金城
未知
概率论基础教程 原书第9版
（美）罗斯著
Microsoft Word - AXI protocol 翻译.doc
<C0EECBB6>
一种带瞬态响应增强的无电容型LDO
Silicon-Germanium Heterojunction Bipolar Transistors (2002)
PCI Express Base r3.1
Bill Haffner
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society
Digital Control of Dyanmic Systems 3rd ed - G. Franklin, J. ...
John
Electromagnetics for High-speed Analog and Digital Communication ...
Ali M. Niknejad
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
On-Chip Compensated Error Amplifier for
A Micropower Chopper-Stabilized Operational Amplifier Using ...
Rod Burt;Joy Zhang
基于LDO新型过流保护电路设计
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
PrimeSim� User Guide: Pro and SPICE
Inc. Synopsys
Nonlinear Hybrid Continuous/Discre[..] Models (Atlantis Studies ...
Marat Akhmet
MATLAB-SIMULINK通信[..] 2
CMOS IC LAYOUT
Wei Zhi
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet