Next-Generation ADCs, High-Performance Power Management, and ...
未知
电路设计仿真
jianggx
Convert to PDF
MySher
AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ...
ARM Limited
一种基于OTA的低功耗高速静态比较[..]
模拟电路与数字电路
林捷
WLAN射频接收机集成电路设计与研究
Research and Design of Buck-Boost DC-DC Converter
CNKI
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
Synthesis of Arithmetic Circuits : FPGA, ASIC, and Embedded ...
Deschamps & Jean-Pierre. & Bioul & Gery Jean Antoine. & Sutter & Gustavo D.
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
光通信集成电路设计第2版中文——拉扎维
高性能低压差线性稳压器研究与设计
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Session 9: ML Processors From Cloud to Edge
PlanarSpiralInduc[..]
Session 13: Cyro-CMOS for Quantum Computing
Harmonic balance finite element method applications in nonlinear ...
IEEE Standard for Ethernet