理工书库 lilin | Category: information exchange

Discover (Random Books)

examples

examples

Session 33: High-Voltage, GaN and Wireless Power

Session 33: High-Voltage, GaN and Wireless Power

Delta-sigma ADC

Delta-sigma ADC

《自动控制原理》[卢京潮编著]

《自动控制原理》[卢京潮编著]

一种适用于高压电源管理的无输出电容自基准低压差线性稳压器

一种适用于高压电源管理的无输出电容[..]

Understanding Phase Noise in LC VCOs

Understanding Phase Noise in LC VCOs

A Key Problem in RF Integrated Circuits

Spice Modeling and Simulation of a MPPT Algorithm

Spice Modeling and Simulation of a MPPT Algorithm

摘要

Digital integrated circuit design using verilog and systemverilog (Ronald Mehler) (z-lib.org)

Digital integrated circuit design using verilog and systemverilog ...

系统芯片中的全数字锁相环设计

系统芯片中的全数字锁相环设计

一种带过温保护和折返电流限的LDO设计

一种带过温保护和折返电流限的LDO设计

Analog Design Essentials

Analog Design Essentials

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation in the Future with Digital Signal Processing for Mitigating Spur and Interference

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...

Cheng-Ru Ho & Mike Shuo-Wei Chen

SARADC设计

SARADC设计

FFT IP核调用与仿真

FFT IP核调用与仿真

琥珀主1369195734

Finite element analysis with error estimators an introduction to the FEM and adaptive error analysis for engineering students (J. E. Akin) (Z-Library)

Finite element analysis with error estimators an introduction ...

高速数字电路设计中信号完整性分析与研究

高速数字电路设计中信号完整性分析与研究

Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) (Sridhar Gangadharan, Sanjay Churiwala (auth.)) (z-lib.org)

Constraining Designs for Synthesis and Timing Analysis A Practical ...

Category: information exchange

IEEE Standard for Ethernet

IEEE Standard for Ethernet